# University of California, Davis <br> Society of Manufacturing Engineers at UC Davis 

EEC 110A*
Electronics Circuits I
Unofficial

## Mock Unofficial Practice Midterm Exam

*Disclaimer: This document is a sample final exam of an Electronics Circuits I midterm. It is a mock exam and does not necessarily reflect the format-in the length of the exam, content covered, the protocol, and other aspects-of an actual midterm exam of EEC 110A in University of California, Davis. However, this covers multiple topics that seems to be a halfway agenda of EEC 110A and this document is an attempt to give students extra practice. The problems in this document are written entirely by the author. Any similarity, either in part or in whole, is a complete coincidence. If an error is caught, or if you have any questions and inquiries, please contact the author at mnhyu@ucdavis.edu.

A calculator is not encouraged where not needed. Scoring distribution for each question is not provided as it is not graded and discourages students from judging the importance of a topic over another. Please do not physically print out this document.

This examination has five (5) pages, including this front cover page and the end topology sheet.
DO NOT share these documents outside of https://sme.ucdavis.edu. Please do not distribute these to other websites, including Chegg, CourseHero, Discord, Quizlet, etc. All copyrights reserved by the author.

| Question 1) Diode Circuits |  |
| :--- | :--- |
| Question 2) Small Signal Model for BJTs |  |
| Question 3) Amplifier Topology |  |

By Man Yu mnhyu@ucdavis.edu. Do not print out a physical copy. Version 3 revised December 27, 2022 DO NOT distribute this document. All copyrights reserved by the author.

1) Plot $P_{\text {IN }}$, the power dissipated by $V_{\text {IN }}$, with respect to $\mathrm{V}_{\text {IN }}$ using the constant voltage model with $\mathrm{V}_{\mathrm{D}, \mathrm{ON}}=1 \mathrm{~V}$. Label your graphs with units and important values.


By Man Yu mnhyu@ucdavis.edu. Do not print out a physical copy. Version 3 revised December 27, 2022 DO NOT distribute this document. All copyrights reserved by the author.
2) You are not allowed to use the topology formula sheet to solve this problem. Given the circuit below with 1 PNP BJT, 1 NPN BJT, 4 capacitors, and 8 resistors, and all transistors operate in the forward active region in
 the same temperature with $\mathrm{V}_{\mathrm{A}}=\infty$,
a) Find the transconductance of each BJT in terms of the resistor values, capacitor values, $\beta_{1}$ (current gain of $\mathrm{Q}_{1}$ ), $\beta_{2}$ (current gain of $\mathrm{Q}_{2}$ ), $\mathrm{V}_{\mathrm{BE}}$ (for the $\mathrm{NPN} \mathrm{BJT)}, \mathrm{~V}_{\mathrm{EB}}$ (for the PNP BJT), $\mathrm{V}_{\mathrm{T}}$ (thermal voltage), and $\mathrm{V}_{\mathrm{CC}}$. Do not neglect base currents.
b) Using the small signal model, find $\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\text {IN }}$ in terms of $\mathrm{g}_{\mathrm{m} 1}, \mathrm{~g}_{\mathrm{m} 2}, \mathrm{r}_{\pi 1}, \mathrm{r}_{\pi 2}$, and other resistor values in the circuit. You do not have to replace $g_{m 1}$ and $g_{m 2}$ with results from part $a$ ); instead, simply put $\mathrm{g}_{\mathrm{m} 1}$ and $\mathrm{g}_{\mathrm{m} 2}$. Assume that all capacitors are large enough so that any AC signal would short them.
c) Repeat part b), but instead of gain, find input resistance and output resistance (resistance looking into $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {out }}$, respectively).

You could use the topology formula sheet to check your work for part b) and c).

By Man Yu mnhyu@ucdavis.edu. Do not print out a physical copy. Version 3 revised December 27, 2022
3) The saturation current of this BJT is $10^{-16} \mathrm{~A}$, current gain is 100 , Early voltage is infinite, and thermal voltage is 26 mV . Using the topology formula sheet, find
a) $\mathrm{A}_{\mathrm{V}}=\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{IN}}$,
b) output resistance, $\mathrm{R}_{\text {OUT }}$, the resistance looking into $\mathrm{V}_{\text {OUT }}$, and
c) input resistance, $\mathrm{R}_{\mathrm{IN}}$, the resistance looking into $\mathrm{V}_{\mathrm{IN}}$.

Do not neglect base currents.


By Man Yu mnhyu@ucdavis.edu. Do not print out a physical copy. Version 3 revised December 27, 2022

Topology Sheet


By Man Yum mnhyu@ucdavis.edu. Do not print out a physical copy. Version 3 revised December 27, 2022 DO NOT distribute this document. All copyrights reserved by the author.

